















Control for	ALU
Suppose the	e ALU control inputs work like this:
0000	AND
0001	OR
0010	add
0110	subtract
0111	set-on-less-than
1100	NOR
• Why is the o	code for subtract 0110 and not 0011?
	©2004 Morgan Kaufmann Publishers $9$

















- Datapath organization
- Datapath control

©2004 Morgan Kaufmann Publishers 17



## **Multicycle Approach**

- We will be reusing functional units
  - ALU used to compute address and to increment PC
  - Memory used for instruction and data
- Our control signals will not be determined directly by instruction - e.g., what should the ALU do for a "subtract" instruction?
- We'll use a finite state machine for control

©2004 Morgan Kaufmann Publishers 19







## Breaking down an instruction

• ISA definition of arithmetic:

Reg[Memory[PC][15:11]] <= Reg[Memory[PC][25:21]] op Reg[Memory[PC][20:16]]

- Could break down to:
  - IR <= Memory[PC]
  - A <= Reg[IR[25:21]]
    B <= Reg[IR[20:16]]</pre>
  - ALUOut <= A op B
  - Reg[IR[20:16]] <= ALUOut
- We forgot an important part of the definition of arithmetic!
  - PC <= PC + 4

## ©2004 Morgan Kaufmann Publishers 23

























Step name	Action for R-type instructions	Action for memory- reference instructions	Action for branches	Action for jumps
Instruction fetch	IR <= Memory[PC] PC <= PC + 4			
Instruction decode/register fetch	A <= Reg [IR[25:21]] B <= Reg [IR[20:16]] ALUOUt == PC + (sign-attend (R[15:0]) << 2)			
Execution, address computation, branch/jump completion	ALUOUt <= A op B	ALUOut <= A + sign-extend (IR[15:0])	If (A == B) PC <= ALUOUT	PC <= {PC [31:28], (IR[25:0]],2'b00)}
Memory access or R-type completion	Reg [IR[15:11]] <= ALUOut	Load: MDR <= Memory[ALUOut] or Store: Memory [ALUOut] <= B		
Memory read completion		Load: Reg[IR[20:16]] <= MDR		
inst two steps are independent of th he instruction class. The empty en akes fewer cycles. In a multicycle i tot idle or wasted. As mentioned ee ster file are identical. In particular, he value stored into B during the E	e instruction class. After ti rries for the Memory accer mplementation, a new ins rlier, the register file actua the value read into register xecution stage and then us	hese steps, an instruction takes from one to s step or the Memory read completion ste truction will be started as soon as the curr Ily reads every cycle, but as long as the IR $\cdot$ B during the Instruction decode stage, for sed in the Memory access stage for a store v	three more cycles to p indicate that the pa ent instruction comp loes not change, the ' a branch or R-type is word instruction.	complete, depending o rticular instruction cla pletes, so these cycles a values read from the rep nstruction, is the same o







## <section-header><section-header><section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>