


Lecture 9: Datapath control

- Last Time
 - Datapath organization
- Today
 - Datapath control

Instruction Execution


- 5 basic steps
 - fetch instruction (F)
 - decode instruction and read registers (R)
 - execute (X)
 - access memory (M)
 - store result (W)




The Processor: Datapath & Control

- We're ready to look at an implementation of the MIPS
- Three categories of instructions:
 - memory-reference instructions: `lw`, `sw`
 - arithmetic-logical instructions: `add`, `sub`, `and`, `or`, `slt`
 - control flow instructions: `beq`, `j`

Pieces we'll need



Stitch pieces together: Single-cycle MIPS datapath




Datapath control

Control


- Selecting the operations to perform (ALU, read/write, etc.)
- Controlling the flow of data (multiplexor inputs)
- Information comes from the 32 bits of the instruction
- Example:

add \$8, \$17, \$18

Instruction Format:



- ALU's operation based on instruction type and function code



Control for ALU

- Suppose the ALU control inputs work like this:

```
0000  AND
0001  OR
0010  add
0110  subtract
0111  set-on-less-than
1100  NOR
```

- Why is the code for subtract 0110 and not 0011?

ALU control is driven by the instruction

- Example:

add \$8, \$17, \$18

000000	10001	10010	01000	00000	100000
--------	-------	-------	-------	-------	--------

op	rs	rt	rd	shamt	funct
----	----	----	----	-------	-------


Must convert instruction bits to ALU control bits

- Example:

add \$8, \$17, \$18

000000	10001	10010	01000	00000	100000
--------	-------	-------	-------	-------	--------

op	rs	rt	rd	shamt	funct
----	----	----	----	-------	-------



©2004 Morgan Kaufmann Publishers 11

How the “ALU Control” unit works


- Must describe hardware to compute 4-bit ALU control input
 - given instruction type
 - 00 = lw, sw
 - 01 = beq,
 - 10 = arithmetic
 - function code for arithmetic
- Describe it using a truth table (can turn into gates):

ALUOp		Funct field						Operation
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	
0	0	x	x	x	x	x	x	0010
x	1	x	x	x	x	x	x	0110
1	x	x	x	0	0	0	0	0010
1	x	x	x	0	0	1	0	0110
1	x	x	x	0	1	0	0	0000
1	x	x	x	0	1	0	1	0001
1	x	x	x	1	0	1	0	0111

FIGURE 5.13 The truth table for the three ALU control bits (called Operation). The inputs are the ALUOp and function code field. Only the entries for which the ALU control is asserted are shown. Some don't-care entries have been added. For example, the ALUOp does not use the encoding 11, so the truth table can contain entries 1X and X1, rather than 10 and 01. Also, when the function field is used, the first two bits (F5 and F4) of these instructions are always 10, so they are don't-care terms and are replaced with XX in the truth table.

©2004 Morgan Kaufmann Publishers 12


Control is built with combinational logic



It's just the logic to implement a truth table


Our Simple Control Structure

- All of the logic is combinational
- We wait for everything to settle down, and the right thing to be done
 - ALU might not produce “right answer” right away
 - we use write signals along with clock to determine when to write
- Cycle time determined by length of the longest path




We are ignoring some details like setup and hold times

Single Cycle Implementation



Where we are headed

- **Single Cycle Problems:**
 - what if we want to reuse hardware (e.g. ALU/Adder) rather than having two copies?
- **One Solution:**
 - use a “smaller” cycle time
 - have different instructions take different numbers of cycles
 - a “multicycle” datapath:



Summary so far

- Datapath organization
- Datapath control

Multicycle Datapath

Breaking down an instruction

- ISA definition of arithmetic:

```
Reg[Memory[PC][15:11]] <= Reg[Memory[PC][25:21]] op  
Reg[Memory[PC][20:16]]
```

- Could break down to:

```
- IR <= Memory[PC]  
- A <= Reg[IR[25:21]]  
- B <= Reg[IR[20:16]]  
- ALUOut <= A op B  
- Reg[IR[20:16]] <= ALUOut
```

- We forgot an important part of the definition of arithmetic!

```
- PC <= PC + 4
```

Idea behind multicycle approach

- We define each instruction from the ISA perspective (do this!)
- Break it down into steps following our rule that data flows through at most one major functional unit (e.g., balance work across steps)
- Introduce new registers as needed (e.g, A, B, ALUOut, MDR, etc.)
- Finally try and pack as much work into each step (avoid unnecessary cycles)
while also trying to share steps where possible (minimizes control, helps to simplify solution)
- Result: Our book's multicycle Implementation!

Five Execution Steps

- Instruction Fetch
- Instruction Decode and Register Fetch
- Execution, Memory Address Computation, or Branch Completion
- Memory Access or R-type instruction completion
- Write-back step

INSTRUCTIONS TAKE FROM 3 - 5 CYCLES!


Step 1: Instruction Fetch

- Use PC to get instruction and put it in the Instruction Register.
- Increment the PC by 4 and put the result back in the PC.
- Can be described succinctly using RTL "Register-Transfer Language"

```
IR <= Memory[PC];  
PC <= PC + 4;
```

Can we figure out the values of the control signals?

What is the advantage of updating the PC now?




Step 2: Instruction Decode and Register Fetch

- Read registers *rs* and *rt* in case we need them
- Compute the branch address in case the instruction is a branch
- RTL:

```
A <= Reg[IR[25:21]];
B <= Reg[IR[20:16]];
ALUOut <= PC + (sign-extend(IR[15:0]) << 2);
```

- We aren't setting any control lines based on the instruction type (we are busy "decoding" it in our control logic)



Step 3 (instruction dependent)

- ALU is performing one of three functions, based on instruction type

- Memory Reference:


```
ALUOut <= A + sign-extend(IR[15:0]);
```

- R-type:

```
ALUOut <= A op B;
```

- Branch:

```
if (A==B) PC <= ALUOut;
```



Step 4 (R-type or memory-access)


- Loads and stores access memory

```
MDR <= Memory[ALUOut];
or
Memory[ALUOut] <= B;
```

- R-type instructions finish

```
Reg[IR[15:11]] <= ALUOut;
```


The write actually takes place at the end of the cycle on the edge



Write-back step

- `Reg[IR[20:16]] <= MDR;`

Which instruction needs this?



Summary:

Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
Instruction fetch		IR \leftarrow Memory[PC] PC \leftarrow PC + 4		
Instruction decode/register fetch		A \leftarrow Reg [IR[25:21]] B \leftarrow Reg [IR[20:16]] ALUOut \leftarrow PC + (sign-extend (IR[15:0]) \ll 2)		
Execution, address computation, branch/jump completion	ALUOut \leftarrow A op B	ALUOut \leftarrow A + sign-extend (IR[15:0])	If (A == B) PC \leftarrow ALUOut	PC \leftarrow {PC [31:28], (IR[25:0]), 2'000}
Memory access or R-type completion	Reg [IR[15:11]] \leftarrow ALUOut	Load: MDR \leftarrow Memory[ALUOut] or Store: Memory [ALUOut] \leftarrow B		
Memory read completion		Load: Reg [IR[20:16]] \leftarrow MDR		

FIGURE 5.30 Summary of the steps taken to execute any instruction class. Instructions take from three to five execution steps. The first two steps are independent of the instruction class. After these steps, an instruction takes from one to three more cycles to complete, depending on the instruction class. The empty entries for the Memory access step or the Memory read completion step indicate that the particular instruction class takes fewer cycles. In a multicycle implementation, a new instruction will be started as soon as the current instruction completes, so these cycles are not idle or wasted. As mentioned earlier, the register file actually reads every cycle, but as long as the IR does not change, the values read from the register file are identical. In particular, the value read into register B during the Instruction decode stage, for a branch or R-type instruction, is the same as the value stored into B during the Execution stage and then used in the Memory access stage for a store word instruction.

Simple Questions


- How many cycles will it take to execute this code?

```

lw $t2, 0($t3)
lw $t3, 4($t3)
beq $t2, $t3, Label ← #assume not
add $t5, $t2, $t3
sw $t5, 8($t3)
Label: ...

```

- What is going on during the 8th cycle of execution?
- In what cycle does the actual addition of \$t2 and \$t3 takes place?



Pipeline example: Doing Laundry

Summary

- Datapath control
- Multicycle machine

- Next Time
 - Exam review

- After exam:
 - Pipelining (P&H 6.1 – 6.3)