






	Pair Programming	
•	<ul> <li>Two-person programming teams</li> <li>Work side-by-side <ul> <li>One person "drives" (types the code)</li> <li>Other person watches, thinks, and makes suggestions</li> <li>Two brains are better than one</li> </ul> </li> <li>One grade per team <ul> <li>Pick your own partner</li> <li>Find someone with similar skill level as you</li> <li>And a compatible schedule</li> <li>OK to change after this assignment</li> </ul> </li> <li>Issues to be aware of: <ul> <li>Both partners must learn; take turns driving</li> <li>It takes time to get used to this programming method</li> </ul> </li> </ul>	
UT CS	CS Lecture 5 352, S07	2


































<ul> <li>Implicit control on each instruction</li> <li>PC ← PC + 4</li> </ul>	T 007		
<ul> <li>Unconditional jumps         PC ← X (direct)         PC ← PC + X (PC relative)         X can be constant or         register</li> </ul>	LOOP:	LOAD ADD ADD CMP JNE	
<ul> <li>Conditional jumps (branches)</li> <li>PC ← PC + ((cond) ? X : 4)</li> </ul>			
<ul> <li>Predicated instructions</li> <li>Conditions <ul> <li>flags</li> <li>in a register</li> <li>fused compare and branch</li> </ul> </li> </ul>			





















	MIPS ISA	
• • • •	32 GP Integer registers (R0-31) - 32 bits each - R0=0, other registers governed by conventions (SP, FP, RA, etc. 32 FP registers (FO-F31) - 16 double-precision (use adjacent 32-bit registers) 8, 16, and 32 bit integer data types Load/Store architecture (no memory operations in ALU ops) Simple addressing modes - Immediate R1 $\leftarrow$ 0x23 - Displacement R2 $\leftarrow$ d(Rx) 0(R3), 0x1000(R0) Simple fixed instruction format (3 types), 90 instructions Fused compare and branch "ISA" has pseudo instruction that are synthesized into simple sequences (ie. rotate left rol = combination of shift and mass Designed for fast hardware (pipelining) + optimizing compiler	e sk)
UT CS	CS Lecture 5 352, S07	22






Instruction	Example	Meaning	<u>Comments</u>
add	add \$1,\$2,\$3	1 = 2 + 3	3 operands; exception possible
subtract	sub \$1,\$2,\$3	1 = 2 - 3	3 operands; exception possible
add immediate	addi \$1,\$2,100	1 = 2 + 100	+ constant; exception possible
add unsigned	addu \$1,\$2,\$3	1 = 2 + 3	3 operands; no exceptions
subtract unsigned	subu \$1,\$2,\$3	1 = 2 - 3	3 operands; no exceptions
add imm. unsign.	addiu \$1,\$2,100	1 = 2 + 100	+ constant; <u>no exceptions</u>
multiply	mult \$2,\$3	Hi, Lo = \$2 x \$3	64-bit signed product
multiply unsigned	multu\$2,\$3	Hi, Lo = \$2 x \$3	64-bit unsigned product
divide	div \$2,\$3	Lo = \$2 ÷ \$3, Hi = \$2 mod \$3	Lo = quotient, Hi = remainder
divide unsigned	divu \$2,\$3	$Lo = $2 \div $3,$ Hi = \$2 mod \$3	Unsigned quotient & remainder
Move from Hi	mfhi \$1	1 = Hi	Used to get copy of Hi
Move from Lo	mflo \$1	\$1 = Lo	Used to get copy of Lo





Instruction	Example	Meaning	Comment
and	and \$1,\$2,\$3	\$1 = \$2 & \$3	3 reg. operands; Logical AND
or	or \$1,\$2,\$3	\$1 = \$2   \$3	3 reg. operands; Logical OR
xor	xor \$1,\$2,\$3	\$1 = \$2 Å \$3	3 reg. operands; Logical XOR
nor	nor \$1,\$2,\$3	\$1 = ~(\$2  \$3)	3 reg. operands; Logical NOR
and immediate	andi \$1,\$2,10	\$1 = \$2 & 10	Logical AND reg, constant
or immediate	ori \$1,\$2,10	1 = 2   10	Logical OR reg, constant
xor immediate	xori \$1, \$2,10	\$1 = ~\$2 &~10	Logical XOR reg, constant
shift left logical	sll \$1,\$2,10	1 = 2 << 10	Shift left by constant
shift right logical	srl \$1,\$2,10	1 = 2 >> 10	Shift right by constant
shift right arithm.	sra \$1,\$2,10	1 = 2 >> 10	Shift right (sign extend)
shift left logical	sllv \$1,\$2,\$3	1 = 2 << 3	Shift left by variable
shift right logical	srlv \$1,\$2, \$3	1 = 2 >> 3	Shift right by variable
shift right arithm.	srav \$1,\$2, \$3	1 = 2 >> 3	Shift right arith. by variable

Instruction	Comment
SW 500(R4), R3	Store word
SH 502(R2), R3	Store half
SB 41(R3), R2	Store byte
LW R1, 30(R2)	Load word
LH R1, 40(R3)	Load halfword
LHU R1, 40(R3)	Load halfword unsigned
LB R1, 40(R3)	Load byte
LBU R1, 40(R3)	Load byte unsigned
LUI R1, 40	Load Upper Immediate (16 bits shifted left by 16)
Why need LU	I? LUI R5
	R5 0000 0000
UTCS CS352, S07	Lecture 5



## MIPS jump, branch, compare instructions

<b>Instruction</b>	Example	Meaning	
branch on equal	beq \$1,\$2,100 Equal test; PC re		
branch on not eq.	bne \$1,\$2,100 Not equal test; PC	if (\$1!= \$2) go to PC+4+100 <i>C relative</i>	
set on less than	slt \$1,\$2,\$3 Compare less tha	if (\$2 < \$3) \$1=1; else \$1=0 n; 2's comp.	
set less than imm.	slti \$1,\$2,100 Compare < const	if (\$2 < 100) \$1=1; else \$1=0 ant; 2's comp.	
set less than uns.	sltu \$1,\$2,\$3 Compare less tha	if (\$2 < \$3) \$1=1; else \$1=0 n; natural numbers	
set l. t. imm. uns.	sltiu \$1,\$2,100 Compare < const	if (\$2 < 100) \$1=1; else \$1=0 ant; natural numbers	
jump	j 10000 Jump to target ad	go to 10000 dress	
jump register	jr \$31 For switch, proce	go to \$31 dure return	
jump and link	jal 10000 For procedure ca	\$31 = PC + 4; go to 10000 <i>ll</i>	
UTCS CS352, S07		Lecture 5	31

