


Lecture 10: Datapath Control; Multicycle


- Organizational
 - We're still grading the exams; hopefully done on Thursday
 - Hand out HW #3, due a week from today
 - Partial solutions to HW #3 available on Thursday
- Last Time
 - Datapath organization
- Today
 - Datapath Control
 - Multicycle Machine
 - Introduction to Pipelining (if we have time)


©2004 Morgan Kaufmann Publishers

























Multicycle Approach


٠

- We will be reusing functional units
 - ALU used to compute address and to increment PC
 - Memory used for instruction and data
 - Our control signals will not be determined directly by instruction
 - e.g., what should the ALU do for a "subtract" instruction?
- We'll use a finite state machine for control

©2004 Morgan Kaufmann Publishers 11








Breaking down an instruction


• ISA definition of arithmetic:


Reg[Memory[PC][15:11]] <= Reg[Memory[PC][25:21]] op Reg[Memory[PC][20:16]]


- Could break down to: - IR <= Memory[PC]
 - A <= Reg[IR[25:21]]
 - B <= Reg[IR[20:16]]
 - ALUOut <= A op B
 - Reg[IR[20:16]] <= ALUOut
- We forgot an important part of the definition of arithmetic!
 PC <= PC + 4






































Step name	Action for R-type instructions	Action for memory- reference instructions	Action for branches	Action for jumps
Instruction fetch	IR <= Memory[PC] PC <= PC + 4			
Instruction decode/register fetch	$A \le Reg [IR[25:21]]$ $B \le Reg [IR[20:16]]$ ALUOtt = PC + (sign-starton (R[25:0]) << 2)			
Execution, address computation, branch/jump completion	ALUOUt <= A op B	ALUOut <= A + sign-extend (IR[15:0])	If (A == B) PC <= ALUOUt	PC <= {PC [31:28], (IR[25:0]],2'b00)}
Memory access or R-type completion	Reg [IR[15:11]] <= ALUOut	Load: MDR <= Memory[ALUOut] or Store: Memory [ALUOut] <= B		
Memory read completion		Load: Reg[IR[20:16]] <= MDR		
the instruction class. The empty em takes fewer cycles. In a multicycle in not idle or wasted. As mentioned ea ister file are identical. In particular, i	ries for the Memory acces nplementation, a new ins rlier, the register file actua the value read into register	here steps, an instruction takes from one to is step or the Memory read completion ste truction will be started as scon as the cur Illy reads every cycle, but as long as the IR. B during the Instruction decode stage, for sed in the Memory access stage for a store	p indicate that the pa rent instruction comp does not change, the a branch or R-type in	rticular instruction cla pletes, so these cycles a values read from the re







<section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><text><list-item><list-item><list-item><list-item><list-item><list-item>