






 Two-person programming teams Work side-by-side One person "drives" (types the code) Other person watches, thinks, and makes suggestior Two brains are better than one One grade per team Pick your own partner 	S
 One person "drives" (types the code) Other person watches, thinks, and makes suggestion Two brains are better than one One grade per team 	S
 Other person watches, thinks, and makes suggestion Two brains are better than one One grade per team 	S
5	
· Pick your own partner	
 Find someone with similar skill level as you 	
 And a compatible schedule OK to change after this assignment 	
 Issues to be aware of: 	
 Both partners must learn; take turns driving It takes time to get used to this programming meth 	bd


































 Implicit control on each instruction 			
$PC \leftarrow PC + 4$ • Unconditional jumps $PC \leftarrow X \text{ (direct)}$ $PC \leftarrow PC + X (PC \text{ relative)}$ $X \text{ can be constant or}$ register • Conditional jumps (branches) $PC \leftarrow PC + ((\text{cond})?X:4)$ • Predicated instructions • Conditions - flags - in a register - fused compare and branch	LOOP:	LOAD ADD ADD CMP JNE	R1 <- (R5+R2) R3 <- R3 + R1 R2 <- R2 + 4 R4 <- R2 == 8 R4, LOOP














Constant Encoding		
 Integer constants mostly small positive or negative Bit fields contiguous field of 1s within 32bits (64 bits) Other addresses, characters, symbols A good architecture uses a few bits to encode the most common. allows any constant to be generated (table reference) 	6 VAX short literal Op -32 to 31 5 5 E S Symbolics 3600 Bit Fields	
UTCS CS352, S05	ecture 5 20	





	MIPS ISA	
 R0=0, other re 32 FP registers 16 double-pre 8, 16, and 32 bit Load/Store arcl Simple addressi Immediate Displacement Simple fixed ins Fused compare of sequences (ie. re 	ision (use adjacent 32-bit registing integer data types nitecture (no memory operation modes R1 \leftarrow 0x23 R2 \leftarrow d(Rx) 0(R3), 0x100 truction format (3 types), 90	s (SP, FP, RA, etc.) ters) ons in ALU ops) 00(RO) instructions sized into simple of shift and mask)
UTCS CS352, S05	Lecture 5	22






Instruction	Example	Meaning	<u>Comments</u>
add	add \$1,\$2,\$3	1 = 2 + 3	3 operands; exception possible
subtract	sub \$1,\$2,\$3	1 = 2 - 3	3 operands; exception possible
add immediate	addi \$1,\$2,100	1 = 2 + 100	+ constant; <u>exception possible</u>
add unsigned	addu \$1,\$2,\$3	1 = 2 + 3	3 operands; <u>no exceptions</u>
subtract unsigned	subu \$1,\$2,\$3	1 = 2 - 3	3 operands; <u>no exceptions</u>
add imm. unsign.	addiu \$1,\$2,100	1 = 2 + 100	+ constant; <u>no exceptions</u>
multiply	mult \$2,\$3	Hi, Lo = \$2 x \$3	64-bit signed product
multiply unsigned	multu\$2,\$3	Hi, Lo = \$2 x \$3	64-bit unsigned product
divide	div \$2,\$3	$Lo = $2 \div $3,$ $Hi = $2 \mod 3	Lo = quotient, Hi = remainder
divide unsigned	divu \$2,\$3	$Lo = $2 \div $3,$	Unsigned quotient & remainder
		Hi = \$2 mod \$3	
Move from Hi	mfhi \$1	1 = Hi	Used to get copy of Hi
Move from Lo	mflo \$1	\$1 = Lo	Used to get copy of Lo





				_
Instruction	Example	Meaning	Comment	
and	and \$1,\$2,\$3	\$1 = \$2 & \$3	3 reg. operands; Logical AND	
or	or \$1,\$2,\$3	\$1 = \$2 \$3	3 reg. operands; Logical OR	
xor	xor \$1,\$2,\$3	\$1 = \$2 Å \$3	3 reg. operands; Logical XOR	
nor	nor \$1,\$2,\$3	1 = (2 3)	3 reg. operands; Logical NOR	
and immediate	andi \$1,\$2,10	1 = 2 & 10	Logical AND reg, constant	
or immediate	ori \$1,\$2,10	1 = 2 10	Logical OR reg, constant	
xor immediate	xori \$1, \$2,10	\$1 = ~\$2 &~10	Logical XOR reg, constant	
shift left logical	sll \$1,\$2,10	1 = 2 << 10	Shift left by constant	
shift right logical	srl \$1,\$2,10	1 = 2 >> 10	Shift right by constant	
shift right arithm.	sra \$1,\$2,10	1 = 2 >> 10	Shift right (sign extend)	
shift left logical	sllv \$1,\$2,\$3	1 = 2 << 3	Shift left by variable	
shift right logical	srlv \$1,\$2, \$3	1 = 2 >> 3	Shift right by variable	
shift right arithm.	srav \$1,\$2, \$3	1 = 2 >> 3	Shift right arith. by variable	
8				

Instruction	Comment
SW 500(R4), R3	Store word
SH 502(R2), R3	Store half
SB 41(R3), R2	Store byte
LW R1, 30(R2)	Load word
LH R1, 40(R3)	Load halfword
LHU R1, 40(R3)	Load halfword unsigned
LB R1, 40(R3)	Load byte
LBU R1, 40(R3)	Load byte unsigned
LUI R1, 40	Load Upper Immediate (16 bits shifted left by 16)
Why need LU	LUI R5
, -	
UTCS CS352, S05	R5 0000 0000



Instruction	Example	Meaning
branch on equal	beq \$1,\$2,100 Equal test; PC rel	if $(\$1 == \$2)$ go to PC+4+100 lative branch
branch on not eq.	bne \$1,\$2,100 Not equal test; PC	if (\$1!= \$2) go to PC+4+100 <i>C relative</i>
set on less than	slt \$1,\$2,\$3 Compare less that	if (\$2 < \$3) \$1=1; else \$1=0 n; 2's comp.
set less than imm.	slti \$1,\$2,100 Compare < consta	if (\$2 < 100) \$1=1; else \$1=0 ant; 2's comp.
set less than uns.		if (\$2 < \$3) \$1=1; else \$1=0 n; natural numbers
set l. t. imm. uns.		if (\$2 < 100) \$1=1; else \$1=0 ant; natural numbers
jump	j 10000	go to 10000

go to \$31

Lecture 5

31 = PC + 4; go to 10000

31

Jump to target address

For procedure call

For switch, procedure return

jr \$31

jal 10000

jump register

jump and link

UTCS

CS352, S05

